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Introduction
With recent advance in the epitaxial growth of silicon-germanium heterojunction. Si/SiGe HBTs with
high fmax and fT [1][2] have received great attention in MMIC applications [3][4]. In the past ,,'ear. technol-
ogies for mesa-type Si/SiGe HBTs and other lumped passive components with high resonant frequencies
have been developed and well characterized for circuit applications. By integrating the micromachined
lumped passive elements into HBT fabrication, muhi-stage amplifiers operating at 20 GHz have been
designed and fabricated.
Si/SiGe HBTs
To implement MMICs, active devices are the most crucial components that determine the overall per-
formance of microwave circuits. The HBT structure shown in Fig. I starts from Si substrate with a resistiv-
ity of p-10 kf_cm. First, As-doped subcollector is formed by chemical vapor deposition, then the other
epitaxia[ layers are grown by MBE. The growth temperature is fixed at 415 °C for the collector and emitter
layers, and 550 "C for the base layer. Emitter and collector layers are Sb-doped Si, while the base layer is
B-doped SiGe alloy with a uniform Ge mole fraction of 40%. The doping concentration and thickness of
the base layer are 2xl019 cm -3 and 200 A, respectively. Unintentionally doped spacer layers are inserted at
E-B and B-C junction to minimize the effect of boron outdiffusion.
Mesa-type HBTs have been fabricated with a standard lift-off and etching techniques. Emitter contact
is formed by a Cr/Au metal layer, while base and collector contacts are made with Pt/Au and Ti/Au,
respectively. Rapid thermal annealing (RTA) is performed after metal deposition to reduce the contact
resistance of these electrodes. Base and collector mesa are formed with SF 6 and O2-based reactive ion etch
(RIE). Emitter mesa formation, which exposes the base layer for metailization, is the most critical step in
the fabrication process of mesa-type HBTs since this process directly affects the fmax of the devices
through the parasitic base resistance Ra. Over-etching of the base layer and undercutting of emitter layer
should be minimized to keep the value of R B small. To achieve this, we use a two-step etch. First, an aniso-
tropic RIE step removes most of the emitter layer without undercut. Second, a KOH-based solution selec-
tively etches the remaining emitter layer and stops close to the E-B junction. This also introduces minimal
undercut for self-aligned base metal deposition. SiO 2 passivation, via hole formation, and interconnection
metal deposition for probe pads complete the whole process.
DC and RF characteristics of the Si/SiGe HBTs have been measured and analyzed. The devices have
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Figure 1. Si/SiGe HBT material structure
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Figure 2. Frequency response of Si/SiGe HBT
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Figure 4. Photomicrograph of the micromachined
spiral inductor
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Figure 5. Resonant frequencies of inductors with
various etch depth, detch"
HBT Amplifier Design
After fabrication and characterization of active devices and passive components, the measured s-param-
eters and equivalent circuits are used for amplifier design. Using coplanar waveguides, one-stage, two-
stage and three-stage lumped amplifiers are designed at a center frequency of 20 GHz. Figure 6 shows the
lumped amplifiers. In the designs, micromachined passive components are used for input, output and inter-
stage matchings to optimize the gain and remain the amplifiers in stable region. In addition, DC bias pads
and RF chokes are also included in the design.
Future Work
The next step for the work is to complete the fabrication of the amplifiers and take measurement data.
Then we propose to develop a new HBT technology for active devices with higher RF performance, and
use the improved devices for circuit applications at higher frequencies.
n n .... nn
Figure 6. Photomicrograph of the fabricated amplifiers.
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Abstract
Using Si/SiGe heterojunction bipolar transis-
tors with a maximum oscillation frequency of 52
GHz and a novel structure for passive components,
a two-stage K-band lumped-element amplifier has
been designed and fabricated on high-resistivity Si
substrates. The chip size including biasing and RF
chokes is 0.92x0.67 mm 2.
Introduction
With recent advances in the epitaxial growth of
silicon-germanium heterostructures, the concept of
high-performance and high-frequency electronic
devices compatible with advanced silicon technol-
ogy has been realized. The Si/SiGe heterojunction
bipolar transistors (HBTs) have received the great-
est attention[I][2]. Recently, monolithic micro-
wave and millimeter wave integrated circuits
(MMICs) based on Si/SiGe I-IBTs and distributed
circuit components have been presented[3][4].
In this work, we have developed the fabrication
technologies for Si/SiGe HBT on high-resistivity
Si substrates. For a 5x5 ttm 2 emitter size, a 28 GHz
cut-off frequency and a maximum oscillation fre-
quency of 52 GHz was demonstrated. In addition,
lumped coplanar novel micromachined passive
components characterized by high resonant fre-
quencies are also modeled and fabricated. By inte-
grating these passive components into the HBT
fabricating process, the application range of Si
MMICs with lumped elements can be extended
even above 30 GHz. K-band lumped amplifiers
using these micromachined passive components
have been designed and fabricated based on the Si/
SiGe HBTs.
Si/SiGe HBTs
Active devices are the most crucial compo-
nents that determine the overall performance of
microwave circuits. Optimized structure, high
quality epitaxial layers, and stable processing tech-
nology are the key to successful development of
high performance devices for high-frequency cir-
cuit applications. We have designed and grown npn
double heterojunction Si/SiGe HBT structures by
molecular beam epitaxy (MBE). The HBT struc-
ture is shown in Fig. 1. The substrate is Si with a
resistivity of p~10 kfk:m, which is high enough to
suppress the substrate-originated ohmic loss for
passive components in microwave circuit applica-
tions[5]. First, As-doped subcollector is formed by
chemical vapor deposition, then the other epitaxial
layers are grown by MBE. The growth temperature
is fixed at 415 °C for the collector and emitter lay-
ers, and 550 °C for the base layer. Emitter and col-
n+ Si emitter contact 2x1019 cm-3 2000/_
n Si emitter 2xl018 cm-3 IO0oA
i sb.d3+o.4 5o A
p+ Sio,6Oeo., I base 2x1019 cm-3 200 A
i Sio.rGeo. 4 50 A
n- Si collector 5xiOI5 era-3 3000 A
n+ Si sub-collector ixlOI9 cm-3 15000 A
p- Si substrate ixlOI2 cm-3 540 lain
Figure 1. Si/SiGe HBT material structure
Figure 4. Photomicrograph of the micromachined
spiral inductor
sion line elements, lumped elements are smaller,
especially at frequencies below 30 GHz. As a
result, lumped element circuits can be more com-
pact than distributed ones in MMIC applications.
However, planar lumped elements suffer from par-
asitic capacitance. Specifically, planar lumped
inductors exhibit very low resonant frequencies
due to the parasitic capacitance, thus limiting oper-
ating frequencies. Work has been done by fabricat-
ing the inductors on dielectric membrane to
increase the resonant frequency[6][7]. This
approach is difficult to be integrated with active
devices since it requires the development of a
dielectric membrane between the bulk high-resis-
tivity Si and the doped layers. To avoid this diffi-
culty, a new micromachined spiral inductor has
been developed as shown in Fig. 4. By covering the
metal structure with Ni which is used as a self-
aligned mask and removing the substrate material
in between the turns by RIE, the effective dielectric
constant of this structure can be reduced. This
results in a smaller series and shunt parasitic
capacitance from turn to turn and from the signal
line to ground. Due to the significant reduction of
the parasitics, the resonant frequency can be
increased drastically. In the measurement, the reso-
nant frequency increases from 20 GHz to 38 GHz
for a 1.5 nH spiral inductor by using this microma-
chined structure. The complete measurement
results for the micromachined spiral inductors with
various inductance and etching depth are shown in
Fig. 5. Other passive components are also inte-
grated into the processes and modeled for the cir-
cuit design. A 2000 A SiO layer is used as the
--_ 4O
rD 35
30
e-,
-'_ 25
0.1
o
20
15
10
5
0.5
i
• _ "x
! 1.5 2 2.5 3 3.5 4 4.5 5 5.5
Inductance [nil]
Figure 5. Resonant frequencies of inductors with
various etch depth, detch"
dielectric material for MIM capacitors. The
extracted dielectric constant e r is 4.7 which pro-
vides a capacitance of 0.21 fF/I.tm 2. For thin film
resistors (TFRs), a NiCr layer of 700 ,_ is used and
gives a sheet resistance of 25~30 f/JI21.
HBT Amplifier Circuits
Using coplanar waveguides, a two-stage
lumped amplifier as shown in Fig. 6 is designed
and fabricated. It consists two 5x5 _tm2 Si/SiGe
HBTs. Micromachined spiral inductors, MIM
capacitors and TFRs are used for the matching net-
work, transistor biasing and RF blocks, and the
Figure 6. Photomicrograph of the fabricated two-
stage amplifier. The chip size is
0.92x0.67mm 2
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ABSTRACT
Monolithically integrated SiGe/Si heterojunction bipolar transistor transimpedance
amplifiers, with single- and dual-feedback configurations, have been designed, fabri-
cated, and characterized. The single-feedback amplifier showed transimpedance gain and
bandwidth of 45.2 dBfl and 3.2 GHz, respectively. The dual-feedback version exhibits
improved gain and bandwidth of 47.4 dB_ and 3.3 GHz, respectively. Their performance
characteristics are excellent in terms of their application in communication systems.
I. Introduction
Fiberopticalcommunicationsystemshavebeendominatedby lll-V baseddevices
andcircuitsdueto theirsuperiorpropertiesoverSi, suchashigh speedoperation,band-
gapscorrespondingto thelong-haulfiber compatible1.3I.tmor 1.55_m wavelength,and
light emitting capability[ 1,2].Recentrapiddevelopmentsin SiGe/Sitechnologyseems
to beableto satisfymanyrequirementsof fiberopticalcommunicationsystemsin terms
of bothperformanceandcost.CurrentSiGe/Siheterojunctionbipolar transistors0-IBTs)
demonstrateoperatingfrequencieshighenoughfor nextgenerationfiberopticalcommu-
nicationsystems[3,4].Thebandgapof Sil.xGex alloyscancoincidewith thewavelength
of 1.3gtmor 1.55I.tmbyproperchoiceof Gemolefraction[5].SiGe/Siquantumdot light
emitting diodeshavebeenreported,albeit thedevicesarein anearly stageof develop-
ment[6].This letterreportsexperimentalresultsof SiGe/SiHBT-basedsingle-anddual-
feedbacktransimpedanceamplifiers,whichcanbeemployedasapreamplifierin afront-
endphotoreceiverof afiberopticalcommunicationreceivermodule.
II. Fabrication
Theschematicof theSiGe/Sin-p-nHBT,grownbymolecularbeamepitaxy(MBE)
is shownin Fig. 1.Sil_xGex alloy wasemployedasathin baselayerwith theGe mole
fractiongradedfrom x=0.1(emitterside)to x=0.4(collectorside).Thisgradingof Ge
compositiongeneratesaquasi-electricfield whichaccelerateselectronstravelling
throughthebaseto collector,resultingin smallerbasetransittime andeventuallyhigher
cutoff frequencycomparedwith a uniformGecompositionprofile. Thefabricationpro-
cedurefor mesa-typeSiGeHBTs is asfollows: emittermetal(Cr/Au=500/2000_) is
definedby evaporationon theSicontactlayerandusedasa maskfor thesubsequent
KOH-based selective wet etching which exposes the base layer for contact formation.
Evaporation of the self-aligned base metal(Pt/Au=200/1300 A) follows, and then base
and collector layers are removed by dry etching to expose the highly doped subcollector
layer for collector contact. Collector metalCYt/Au=500/2000 A) is deposited by evapora-
tion on the exposed subcollector layer, and another dry etching is performed for the
device isolation. SiO 2 layer is deposited by PECVD and via holes for contacts are
formed by selective dry etching of the SiO 2 layer. Evaporation of thick interconnection
metal(Ti/A1/T'dAu=500/11000/500/3000 A) concludes the device fabrication. The pro-
cess described above leads to high yield and good device characteristics. From the cur-
rent-voltage characteristics of devices with 2.5 i.trnx 10 lam emitter size, a DC current
gain 13is measured 25. The S-parameters were measured with HP8510 network analyzer
in the 0.5 GHz-25.5 GHz frequency range. Values of fT and fmax, obtained from the
extrapolation of the values of current gain h21 and unilateral power gain U at 20 GHz
with the assumption of -6dB/octave roll-off, are 23 GHz and 34 GHz, respectively. Two
additional processing steps are required to complete amplifier fabrication: formation of
thin film resistors and airbridges. NiCr was evaporated(700 A) and used as resistors, with
measured sheet resistance of 25 D/El. Evaporated metal(Ti/Al/Ti/Au=500/14000/500/
3000 A) was used to form airbridges.
llI. Results and Discussion
Figure 2(a) shows the circuit diagram of the single-feedback transimpedance
amplifier. It consists of a common emitter gain stage, two emitter follower buffers, a
resistivefeedbackloop,anda front-endinductor.ThefeedbackresistorRF is themost
importantcomponentin thisconfigurationsinceit determinesthebandwidth,gain,and
noisecharacteristicsof thewholecircuit.Thevalueof thisresistorshouldbeselected
basedon trade-offbetweentheseparameters.It is generallyknown thatthe increaseof
RF increasesthegainandimprovesthenoisecharacteristics,while degradingtheband-
width of thecircuit. In this study,thevalueof RFwaschosento be550f2, with slightly
moreemphasison thebandwidth.Theinclusionof front-endinductorL l hasbeenshown
to improvethesignal-to-noiseratioandenhancethebandwidthof theamplifier[1]. The
circuit diagramof thedual-feedbackamplifieris shownin Fig. 2(b). It includesasecond
gainstagefollowing thefirst one,andanextrafeedbackloopincludingaresistorRF2'
allowing REI to behaveasa voltagefeedback.This secondfeedback,alongwith the
reducedvalueof RFI(200f2), increasesthebandwidthof theamplifier.Thegainwould
bereduceddueto theadditionalfeedbackconfiguration,but theadditionalgainfrom the
secondgain stagecompensatesfor thereductionandprovidesanincreaseof overall
gain-bandwidthproductof theamplifier comparedwith thesingle-feedbackamplifier.
The S-parametersof thefabricatedamplifiersweremeasuredwith aHP8510net-
workanalyzerin the0.1GHz-10.0GHz frequencyrange.Figure3(a)showsthetransim-
pedancegainversusfrequencycharacteristicsof asingle-feedbackamplifiercircuit. It
showsa transimpedancegainof 45.2dBf2and-3 dB bandwidthof 3.2GHz atthe bias
point Vcc=3 V.Thegainshowsuncharacteristicripplesin thehigh frequencyrange,
which arisefrom theexternalbiasprobingin on-wafermeasurement.Themeasured
bandwidthis slightly enhancedby thisrippleandtherealvalue is conservativelyesti-
matedto bearound3 GHz.A moderategainovershootcanbeseenin thegainplot. This
4
is ascribedto theparasiticinductancearising from thenarrowcoplanargroundline sur-
roundingthewholecircuit.The frequency response of a dual-feedback amplifier is
shown in Fig. 3(b). The transimpedance gain is 47.4 dBf2 and the -3 dB bandwidth is
measured to be 3.3 GHz at the bias point of Vcc-,=7 V. This circuit shows improvement in
both gain and bandwidth compared with the single-feedback version. These performance
characteristics are comparable to III-V based-circuit of the same complexity[7] and indi-
cate the possibility of applying SiGe technology to fiber optical communication systems
with the advantages of low cost and simpler fabrication. Increase of Vcc affected both
gain and bandwidth, leading to an increase of gain and decrease of bandwidth. A similar
trend was observed for the single-feedback amplifier. This effect gives rise to another
degree of freedom for achieving a trade-off between gain and bandwidth and allows a
post-fabrication tuning of gain and bandwidth, which may compensate for the possible
deviation of these parameters from designed values due to process variation.
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Abstract
The demand for monolithically integrated photoreceivers based on Si-based technology keeps
increasing as low cost and high reliability products are required for the expanding commercial
market. Higher speed and wider operating frequency range are expected when SiGe/Si hetero-
junction is introduced to the circuit design. In this paper, a monolithic SiGe/Si PIN-HBT
front-end transimpedance photoreceiver is demonstrated for the first time. For this purpose,
mesa-type SiGe/Si PIN-HBT technology was developed. Fabricated HBTs exhibit fmax of 34
GHz with DC gain of 25. SiGe/Si PIN photodiodes, which share base and collector layers of
HBTs, demonstrate responsivity of 0.3 A/W at _=850 nm and bandwidth of 450 MHz. Based
on these devices, single- and dual-feedback transimpedance amplifiers were fabricated and
they exhibited the bandwidth of 3.2 GHz and 3.3 GHz with the transimpedance gain of 45.2
dB_ and 47.4 dBD., respectively. Monolithically integrated single-feedback PIN-HBT photo-
receivers were implemented and the bandwidth was measured to be -0.5 GHz, which is lim-
ited by the bandwidth of PIN photodiodes.
I. Introduction
The commercial market for optical communication keeps expanding as modem society
requires faster communication systems with higher capacity. In a large scale, long-haul fiber
optical communication is spreading quickly and is ready for penetration into homes and
offices. In a small scale, local optical data link is expected to replace electrical interconnection
for high-speed computation and switching application[I]. As a result, the demand for compo-
nents comprising optical communication systems is rising rapidly. To meet this huge demand,
mass production is necessary and this requires a technology with low cost and high reliability.
Till date, III-V based technology has primarily dominated these applications owing to its high-
speed characteristics, superior optical properties, and feasibility to incorporate materials cor-
responding to 1.3 _m and 1.55 I.tm wavelength, which are required for long-haul fiber optical
communication system based on silica optical fi_rs in terms of low dispersion and low loss,
Emitter Contact Si n+ le19 200 nm
Emitter Si n 2e18 100 nm
Spacer Sio.9Geo. 1 i 1 nm
Base Sil.xGe x x..o.!-.o.4 p+ 5e19 30 nm
Spacer Sio.rGeo. 4 i 10 nm
Collector Si n- lel6 250 nm
Subcollector Si n+ le19 1.5 _m
Substrate Si p- 2e12 540 I.tm
Fig 1. Schematic of the SiGe PIN-HBT structure
respectively. The high-cost nature of III-V technology, however, remains a major impediment
for it to be a favorable candidate for growing commercial applications which requires mass
production. In contrast, Si-based technology benefits from its low cost and high reliability
which is essential for commercial applications. There has been a lot of efforts to implement
optical system components with Si technology, mainly for receiver modules. Such efforts
started with hybrid approaches that combines III-V based photodiode to Si-based transimped-
ance amplifiers to make advantage of optical and high-speed properties of III-V materials and
low cost nature of Si technology[2][3]. This approach, however, still suffers from its complex-
ity and unreliability. Monolithic photoreceivers based on silicon, which eliminate the short-
comings of the hybrid realized by incorporating both photodiode and transimpedance
amplifier on one chip, have been reported recently[4-7]. If the SiGe/Si heterostructure tech-
nology is incorporated to this monolithic approach, more advantages can be expected. SiGe/Si
technology offers superior high speed characteristics than Si technology does, and it may be
compatible with 1.3 i.tm and 1.55 lam wavelength by proper choice of Ge mole fraction in
SiGe alloys while keeping the cost still low because it is basically based on existing matured
Si technology. To the authors' knowledge, no SiGe based monolithic photoreceiver has been
yet reported. In this paper, we report the development of SiGe/Si PIN-HBT technology and
demonstrate the performance characteristics of transimpedance amplifiers and monolithically
integrated PIN-HBT front-end transimpedance photoreceivers based on SiGe/Si heterostruc-
tures.
II. Fabrication
The schematic of the SiGe/Si PIN-HBT structure is shown in Fig. 1. A thick arsenic-doped
subcollector layer is grown by CVD on (100) Si wafer with high resistivity (19>2000 f2cm).
Then the wafer is loaded into the MBE chamber, and antimony-doped Si collector layer,
boron-dopedSil.xGex baselayer,andantimony-dopedSiemitterandemittercontactlayerare
grown.Unintentionallydopedspacerlayersareinsertedin bothsidesof baseto minimize the
effectof boronoutdiffusion.Gemolefractionin theSi,,Gel.x alloy incorporatedasa base
layeris gradedfrom x=0.I (emitterside)to x--0.4(collectorside)to generateaquasi-electric
field. This field is intendedto accelerate lectronstravellingthroughthebaseto collector,
resultingin smallerbasetransittimeandeventuallyhighercut-off frequencycomparedto a
uniform Gecompositionprofile.Thefabricationprocedureof thecircuit beginswith thedep-
ositionof emittermetal(Cr/Au=500/2000A) by evaporation on the Si contact layer. This layer
is used as an etch mask for subsequent emitter mesa etch. Emitter mesa is formed with two
step etch: dry and wet etch. First, SF 6 and O2-based anisotropic reactive ion etch (RIE)
removes most portion of the emitter layer without undercut. Then, KOH-based selective wet
etch is done to expose highly doped SiGe base layer with selectivity. This wet etch is accu-
rately controlled to optimize the undercut for the minimization of the base access resistance
and the successful formation of the following self-aligned base metal contact. Rapid thermal
annealing(RTA) is done for the optimized ohmic contact of emitter metal in between two etch
steps. Evaporation of the self-aligned base metal(Pt/Au=200/1300 A) follows, and then base
mesa is formed by RIE resulting in the exposure of the highly doped subcollector layer for
collector contact. The base contact is also used as a p-contact for PIN photodiodes. Collector
metal(Ti/Au=500/2000 A) contact, also used as a n-contact for photodiode, is defined by
evaporation on the exposed highly doped subeollector layer, and another RTA is performed for
base and collector ohmic contact. A deep RIE is done to completely remove the subcollector
layer between active devices for isolation, and SiO 2 layer(lp.m) is deposited by PECVD for
the separation of electrode metal contacts of the devices from following interconnection metal
layer. This SiO 2 layer also behaves as a passivation layer for HBTs and an anti-reflection coat-
ing for photodiodes. Via holes for contacts are formed by selective dry etching of the SiO 2
layer, followed by the evaporation of thin film resistor (NiCr=700 A). The measured sheet
resistance of the resistors was around 25 _/121. Thick interconnection metal(Ti/A1/"Fi/Au=500/
11000/500/3000 A) deposition is followed for the formation of measurement probing pads.
Finally, airbridges are formed for the formation of inductor feedlines and crossovers of metal
layers by the evaporation of thick metal(Ti/AlfI'i/Au=500/14000/500/3000 A).
III. Results and Discussion
The process described above leads to devices with high yield and excellent characteristics.
From the current-voltage characteristics of HBTs with the emitter size of 2.5 _mxl0 lam, DC
current gain [3 is measured to be 25 and the breakdown voltage to be 5 V. The collector and
base ideal ity factors of the devices, extracted from its G ummel plot, are nc= 1.12 and nb= 1.84,
respectively. The S-parameters were measured with a HP8510 network analyzer in the 0.5
GHz-25.5 GHz frequency range. Cut-off frequency fT and maximum oscillation frequency
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cated photodiode
fmax of the device were obtained from the extrapolation of the values of current gain h21 and
unilateral power gain U at 20 GHz with the assumption of -6 dB/octave roll-off. They are 23
GHz and 34 GHz, respectively, as shown in Fig. 2. The fmax value is believed to be limited by
the base resistance, especially base access resistance and base spreading resistance arising
from the thin base region(300/_,) and insufficiently high base doping level, which is measured
to be lxl019 cm "3 by spreading resistance analysis. With a higher base doping level and the
modification of emitter area and shape, enhanced fmax value is expected.
Electrical and optical properties of mesa type PIN photodiodes, employing SiGe p+ base layer
and Si n- collector layer of HBTs as p-type contact layer and intrinsic absorption layer,
respectively, were characterized. The device has a 121.tmx 13t.tm lateral dimension and ring-
shaped p-type contact, so that the incident light can be absorbed through the inner square of
the ring, while the electric field in the absorption region is kept symmetric for the uniform col-
lection of the generated carriers. Figure 3 shows the dark- and photo-current of a device with
the incident light of power Pinc=22 gW at k=850 nm. The dark-current level of the photo-
diodes were measured to be 100-200 nA at 5 V, which is rather high. The high values are
believed to result from the base metal annealing during which base metal possibly penetrates
through the thin base layer, leaving the B-C junction leaky. The measured responsivity has a
typical value of 0.3 A/W at 5 V and increases steadily as the reverse bias is increased. This
responsivity is quite reasonable for optical receiver applications. Corresponding external
quantum efficiency is 43%. The bandwidth of the photodiodes was measured with the follow-
ing measurement setup. Light from a GaAs semiconductor laser with the center frequency of
k=850 nmwascoupledinto asingle-modeoptical fiberandmodulatedbyanmodulatoranda
HP8350sweeper.A polarization controller was inserted at the input of the modulator to mini-
mize the coupling loss. The modulated light was focused on photodiodes with a tapered opti-
cal probe and the electrical response of devices was measured with a HP8593A spectrum
analyzer. An amplifier was inserted at the input of the spectrum analyzer to enhance the power
level of the electrical response of photodiodes. The bandwidth of the photodiodes measured
were around 450 MHz at the reverse bias of 9 V. It was observed that the bandwidth increases
as the applied reverse bias increases. This relatively low bandwidth can be ascribed to the slow
diffusion effect of the generated carriers. The intrinsic absorption region of the fabricated pho-
todiodes was proved to be too thin and only a small portion of the incident photons are
absorbed in that region. A much more numbers of photons are absorbed and corresponding
carriers are generated in subcollector and bulk regions, in which case the photo-generated car-
tiers travel a long distance to reach electrodes by slow diffusion mechanism, resulting in a
small bandwidth. By a simple calculation, we can obtain the ratio of photon absorption in the
intrinsic region to the total photon absorption. The total photocurrent consists of drift(Jdrif t)
and diffusion(Jdiffusion) components, which arise from the carrier generation in the depleted
region and the neutral region, or intrinsic region and subcollector/bulk region in the given
structure, respectively. Each component can be expressed in terms of the device parameters
as[81,
W
Ja, ift = -qf'o G(x)dx = qO0(1-C aw) (1)
alp .-aw
Jdiffusion = qdDo l + aL--_pe ' (2)
where G(x) is the hole-electron pair generation rate, _0 is the incident photon flux per unit
area, c_ is the absorption coefficient, W is the width of the intrinsic region, and Lp is the hole
diffusion length in the bulk region. Therefore, the ratio of the number of the generated of car-
tiers in the intrinsic region to the total number of the generated of carriers, which is identical
to the ratio of photon absorption in the intrinsic region to the total photon absorption, can be
expressed as,
-(xW
Jd, ijt _ Jdrift ( 1 + aLp)( I - e )
= (3)
Jtotal J drift + J diffusion ( 1 + o_Lp - e -c'w)
By substituting a=650 cm -l for Si at ),.=850 nm, W=250 nm, Lp=4.5 I.tm in the subcollector,
we obtain the value of the ratio to be 0.068. This implies that less than 7% of the total carrier
generation occurs in intrinsic region, while more than 93% of the total carrier generation
occurs either in subcollector or bulk region in the given photodiode structure. This strongly
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Fig. 4. (a) Circuit diagram of the fabricated single-feedback transimpedance amplifier
(b) Circuit diagram of the fabricated dual-feedback transimpcdance amplifier
suggests that the bandwidth of the device is dominated by the carriers generated in the subcol-
lector and bulk region which is very slow, and this explains the measured small bandwidth. By
increasing the thickness of the intrinsic layer, more portion of the injected photons are
expected to be absorbed in the intrinsic layer so that transit time through the depletion layer
dominates the speed of the device, leading to the improvement of bandwidth. This is contrary
to the common belief that the thinner the intrinsic layer, the larger the bandwidth. Too thick an
intrinsic layer, however, will result in the increase of transit time, leading to the degradation of
the speed. This implies that there exists an optimum value for the intrinsic layer thickness in
terms of the bandwidth of photodiodes.
Single- and dual-feedback transimpedance amplifiers based on SiGe/Si HBTs with emitter
size of 51.tm×5p.m were designed, fabricated and characterized. Figure 4(a) shows the circuit
diagram of the single-feedback transimpedance amplifier. It is composed of a common emitter
gain stage, two emitter follower buffers, a resistive feedback loop, and a front-end inductor.
The feedback resistor R F determines the bandwidth, gain, and noise characteristics of the
amplifier and the value should be selected based on the trade-off between these parameters.
By the increase of R F value the gain and noise characteristics of the amplifiers are improved,
while the bandwidth is degraded. In this study, the value of R F was chosen to be 550 f2, with
slightly more emphasis on the bandwidth. The circuit diagram of the dual-feedback amplifier
is shown in Fig. 4(b). It includes a second gain stage following the first one, and an extra feed-
back loop including a resistor RF2. This second feedback, along with the reduced value of
RF](200.Q),increasesthebandwidthof theamplifier.Secondgainstageamplifiesthesignal
to ahigherlevel,compensatingfor thepossiblereductionof gainat thefirst stagefrom the
additionalfeedbackresistance,consequentlyleadingto an increaseinoverallgain-bandwidth
productof theamplifier comparedto thesingle-feedbackamplifier.TheS-parametersof the
fabricatedamplifiersweremeasuredwith aHP8510networkanalyzerin the0.1 GHz-10.0
GHz frequencyrange.Figure5(a)showsthetransimpedancegainversusfrequencycharacter-
isticsof a single-feedbackamplifier circuit. It showsatransimpedancegainof 45.2dBf2and-
3 dB bandwidthof 3.2GHz atthebiaspoint V¢¢=3 V.The frequencyresponseof adual-feed-
backamplifier isshownin Fig. 5(b).Thetransimpedancegain is 47.4dB_ andthe-3 dB
bandwidthis measuredto be3.3GHz at thebiaspoint of VCC=7V,whichshowsimprove-
mentin bothgainandbandwidthcomparedwith thesingle-feedbackversionasthedesignof
thecircuit intended.Someuncharacteristicripplesareshownin thefrequencyresponseof the
amplifiers.Thesearebelievedto originatefrom anelectricaloscillationgeneratedwithin the
measurementsystemconsistingof thenetworkanalyzeranda DC voltagepowersupply.A
moderategainovershootcanalsobeseenin thefrequencyresponseof thecircuits.This is
ascribedto theparasiticinductancearisingfrom thenarrowcoplanargroundline surrounding
thewholecircuit.
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Monolithically integrated photoreceivers based on SiGe/Si HBTs and PIN photodiodes were
designed, fabricated and characterized. Figure 6 shows the circuit diagram of the single-feed-
back photoreceiver. The topology is basically same as the single-feedback transimpedance
amplifier described above, except for the diodes on each stage employed in order to optimize
the bias points. The feedback resistance RF has the value of 400 D. The frequency response of
the photoreceiver was measured with the identical measurement setup for the photodiodes
described above. The relative response of the photoreceiver with the bias point of VCC=6 V
for the amplifier circuit and VDD=9 V for the photodiode is shown in Fig. 7. The -3 dB band-
width is measured as 460 MHz, which is much smaller than that of the transimpedance ampli-
fier with similar topology. It is obvious that the bandwidth of the photoreceiver is limited by
the bandwidth of the incorporated photodiode, not by the transimpedance amplifier which is
often the case. The cause of the small bandwidth of the photodiode is described above and it
can be improved by the optimization of the intrinsic layer thickness. If the bandwidth of the
photodiodes exceeds that of transimpedance amplifiers by structure optimization, the band-
width of the photoreceivers will be determined by the bandwidth of the transimpedance ampli-
fiers. The bandwidth of transimpedance amplifiers may be improved by design optimization
even with the current technology, and this will lead to the increase of the bandwidth of the
photoreceivers to several GHz, in which case the circuit may be applied to multi Gb/s applica-
tions. As the absorption layer of the PIN SiGe photodiode is composed of Si, the operating
wavelengthrangeof thefabricatedphotoreceiverswill besuitablefor opticaldatalink appli-
cation,whichdoesnotrequire1.3p.mnor 1.55lamwavelengthfor low dispersionandloss.By
implementingthecollector layerof theSiGe/SiHBT, which is sharedastheabsorptionlayer
of thephotodiode,with SiGealloyswith 20%-40%Geconcentration,thedetectablewave-
lengthrangeof theSiGephotoreceiverwill beextendedup to 1.3p.mandevento 1.55I.tm,
andit mayfind applicationsevenin long-haulopticalcommunicationsystems.To implement
thethick absorptionlayerwith relativelyhighGeconcentrationwithoutsignificantdisloca-
tion, specialbuffer layerssuchasgradedSiGebuffer layers,superlatticebuffer layers,or low
temperatureSi buffer layerswill berequired[9].
IV. Conclusion
SiGe/SiPIN-HBT technologyhasbeendevelopedandappliedto thefabricationof transim-
pedanceamplifiersandmonolithic SiGe/Siphotoreceiversfor thefirst time. A SiGe/SiHBT
exhibitedthefT andfmaxof 23GHz and34GHz, respectively,with theDC gainof 25.Mesa-
typePIN photodiodeshowedresponsivityof 0.3A/W at_=850nm anddiffusion limited
bandwidthof 450MHz. Fabricatedsingle-anddual-feedbacktransimpedanceamplifiers
exhibitedthebandwidthof 3.2GHz and3.3GHz with thetransimpedancegainof 4.5.2dBf2
and47.4dBD.,respectively.Fabricatedmonolithicphotoreceivershowedthebandwidthof
460MHz, which is apparentlylimited by theperformanceof photodiodes.With theoptimiza-
tionof thePIN-HBT materialstructure,thebandwidthof thephotodiodeis expectedto be
improvedto exceedthatof transimpedanceamplifiers.Combinedwith thedesignoptimiza-
tionof thetransimpedanceamplifiers,this will resultin monolithic SiGe/Siphotoreceivers
operatingat multi Gb/sfor opticalcommunicationapplications.Theapplicationcanbe
extendedto long-haulfiberopticalcommunicationsystemsby employingSiGealloy to the
absorptionlayerof PIN photodiode.
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Abstract
Fabrication and characterization of monolithically integrated SiGe/Si PIN-HBT transim-
pedance photoreceivers are reported. SiGe/Si technology has been developed leading to SiGe/Si
HBTs with fT =23 GHz and fmax =34 GHz, and to PIN photodiodes with responsivity of 0.3 AAV
at _=850 nm and bandwidth of 450 MHz. SiGe/Si HBT transimpedance amplifiers showed tran-
simpedance gain of 52.2 dBf2 and bandwidth of 1.6 GHz, and the photoreceivers exhibited the
bandwidth of 460 MHz.
I. Introduction
Thecommercialmarketfor optoelectronicintegratedcircuits (OEICs)is expandingat a
rapidrate and the envisaged huge demand for OEICs will necessitate large-scale production of
these components, which requires a technology that provides low cost and high reliability as well
as high speed operation. Existing Si technology is low cost and provides high reliability. There
have been several reports on the implementation of OEICs, especially monolithic photoreceivers,
with Si technology[I-4]. SiGe/Si technology is developing rapidly and has been proven to over-
perform Si technology in terms of the speed of devices[5]. SiGe/Si technology is also expected to
provide low cost and high reliability as it is compatible with the well-matured Si technology.
There have been reports on photodiodes based on SiGe/Si technology[6-9]. However, no results
on monolithically integrated front-end photoreceivers based on SiGe/Si technology have yet been
reported. In this study, we report the first monolithically integrated SiGe/Si PIN-HBT front-end
photoreceiver circuit based on SiGe/Si HBTs and SiGe/Si photodiodes.
lI. Fabrication of Front-End Photoreceiver Circuits
The schematic of the SiGe/Si PIN-HBT structure, grown by one step molecular beam epi-
taxy (MBE) is shown in Fig l(a). It is basically a double heterojunction npn HBT structure. The
emitter and collector layers consist of Sb-doped Si, while the base layer is a B-doped Sil.xGe x
alloy, which has a smaller bandgap than Si. The Ge mole fraction in the base layer is graded from
x=0.1 (emitter side) to x=0.4(collector side) to generate a quasi-electric field and to accelerate
electrons travelling across the base toward the collector. Spacer layers are inserted on both sides
of the base to minimize the effect of dopant outdiffusion during epitaxy, processing, and circuit
operation.' The base and collector layers of the HBT are used to form the PIN photodiode. Note
that theabsorptionlayerof thephotodiodeis Si. This kind of onestepepitaxyapproachprovides
advantagesover regrowthsuchasbetterplanarity,simplerprocessing,andhigheryield. The epi-
taxial layers were grown at the rate of 2 A/sec at a background pressure of 6x 10 .9 Torr. The
growth temperature was 415 "C for the collector and emitter layers, and 550 "C for the base layer.
Monolithically integrated SiGe/Si PIN-HBT photoreceivers based on the SiGe/Si HBTs
with an emitter size AE=5X5 g.m 2 and the photodiodes with a mesa size of AM=12xl3 lain 2 have
been designed for fabrication and characterization. Figure I (b) shows the circuit diagram of the
photoreceiver with a transimpedance amplifier. It consists of a photodiode, common emitter gain
stage, two emitter follower buffers, and a resistive feedback loop. Ql, Q4, and Q5 are inserted as
level shifting diodes. Two voltage sources, VDD and VCC, are used for diode and circuit biasing,
respectively, to optimize the operating points independently. The value of the feedback resistor R F
determines the bandwidth, gain, and noise characteristics of the photoreceiver and should be cho-
sen based on a trade-off between these parameters. In this circuit, the value of the feedback resis-
tor R F was chosen to be 640 f2. The fabrication procedure for the photoreceiver circuits is as
follows. The emitter contact(Cr/Au=500/2000 A) is defined by evaporation, followed by emitter
mesa formation with a combination of SF 6 and O 2 -based dry etching and KOH-based wet etch-
ing. This two step etch provides minimal emitter undercut and base overetch, resulting in the
reduction of base access resistance. Evaporation of the self-aligned base metal(Pt/Au=200/1300
/i), which is also used as the p-contact for PIN photodiodes, follows and then the base mesa is
formed by dry etching. Collector contact(Ti/Au=500/2000 A) is defined by evaporation on the
exposed highly doped subcollector layer, which is a:so shared as an n-contact for photodiodes.
Device isolation by dry etching is followed by SiO 2 layer deposition with plasma-enhanced chem-
ical vapordeposition(PECVD) and via hole formation. Thin film resistor(NiCr=700 t_,) and inter-
connection metal("lS/Al/l"i/Au=500/11000/500/3000 ,_) layers are subsequently evaporated.
Finally, airbridges are built up by the evaporation of thick metal(Ti/ALrl"i/Au=500/16000/500/
3000 ,,t,). The schematic cross section profile of the fabricated circuit is shown in Fig. 2.
HI. Results and Discussion
Device characteristics of npn SiGe/Si HBTs, fabricated with the processing procedure
above, have been obtained with DC and RF measurements. The DC current gain 13was measured
to be 25, while collector and base ideality factors were extracted to be nc=l. 12 and nb=l.84, for
the device with an emitter size of AE=2.5xl0 la m2. The current-voltage characteristics of the
device are shown in Fig 3(a). The frequency response was obtained from the S-parameters mea-
sured with a HP85 l0 network analyzer in the 0.5-25.5 GHz frequency range. Values for cut-off
frequency fT and maximum oscillation frequency fmax of the device are 23 GHz and 34 GHz,
respectively. The device with an emitter size of AE=5X5 lam2, which has been incorporated into
the circuits, exhibits fT and fmax of 25 GHz and 21 GHz, respectively.
Electrical and optical properties of mesa type PIN photodiodes, fabricated from the HBT
samples, were also measured. The device area is 12x13 lamz and a ring-shaped metal contact is
formed on the top p÷ SiGe layer. To enhance the optical coupling efficiency, a PECVD SiO 2 layer
of 1. I _m thickness was deposited as an antireflection coating. The dark current and photocurrent
of the photodiode with 22 taW incident optical power at _.=850 nm are shown in the inset to Fig.
3(b). The measured responsivity was 0.3 A/W at a reverse bias of 5 V and steadily increased as
the reverse bias was increased. The corresponding external quantum efficiency is 43%.. The band-
width of thephotodiodemeasuredwith k=850nmlight wasan increasingfunctionof thereverse
biasandwasaround450 MHz at areversebiasof 9 V,asshownin Fig. 3(b).This rathersmall
bandwidthcanbeascribedto theslowdiffusionandtherecombinationof carriersgeneratedout-
sidetheabsorptionlayer.The n"absorptionlayerof thephotodiodeis relatively thin(2000/k) and
very smallfractionof the incidentphotonsareabsorbedin this region,comparedto those
absorbedoutsideit. Ourcalculationsindicatethatthediffusioncurrentconstitutesmorethan90%
of the total photocurrent for the given photodiode structure. This performance can be compared to
those of waveguide PIN photodiodes, where incident photons are absorbed mostly in the
waveguide absorption region owing to the difference in the refractive index of Si and SiGe alloy,
exhibiting GHz-ranged bandwidths[6-9].
The electrical characteristics of the transimpedance amplifier were measured with a
HP8510 network analyzer. The transimpedance gain of the amplifier is 52.2 dB_ and the band-
width is 1.6 GHz. The frequency response of the photoreceiver circuit was measured with the sys-
tem used for the photodiodes. Figure 3(c) shows the relative frequency response of the fabricated
photoreceiver excited with L=850 nm light at the biases VDD=9 V and Vcc=6 V. The -3 dB band-
width was measured to be 460 MHz, which is close to the bandwidth of the photodiode and far
smaller than that of the transimpedance amplifier. This strongly implies that the bandwidth of the
photoreceiver is limited by that of the photodiode, not by the bandwidth of the transimpedance
amplifier. The bandwidth of the photoreceiver is expected to increase by optimizing the photo-
diode structure. Since direct sensitivity measurements could not be made, the noise characteristics
of the photoreceiver were calculated with a noise equivalent circuit, taking into account the photo-
diode dark-current shot noise, base- and collector-current shot noise, and thermal noise generated
by the feedback resistor and the biasing resistor of the first gain stage. The calculated input noise
currentspectraldensityis 8.2 pA/J77_ up to I GHz, dominated by shot noise from base current
and thermal noise from the feedback resistor. With this value of noise current, estimated photore-
ceiver sensitivities of -24.3 dBm and -22.8 dBm are obtained for 0.5 Gb/s and 1 Gb/s, respec-
tively, for a bit-error rate (BER) of 10 .9 and ),.=850 rim.
IV. Conclusion
SiGe/Si PIN-HBT technology has been developed and applied to the fabrication of mono-
lithically integrated SiGe/Si photoreceivers. The HBTs exhibit fT and fmax of 23 GHz and 34
GHz, respectively. Mesa-type PIN photodiodes showed responsivity of 0.3 AIW at _.=850 nm and
a diffusion limited bandwidth of 450 MHz. The SiGe/Si HBT transimpedance amplifiers have a
transimpedance gain of 52.2 dB_ and bandwidth of 1.6 GHz. The optical bandwidth of the SiGe/
Si photoreceivers was measured to be 460 MHz, which is apparently limited by that of the photo-
diodes. The sensitivity values of the photoreceiver are calculated to be -24.3 dBm and -22.8 dBm
for 0.5 Gb/s and 1 Gb/s, respectively, for BER of 10 .9 and _.=850 nm.
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Figure Captions
Figure 1. (a) SiGe/Si HBT grown by molecular beam epitaxy; (b) Circuit diagram of the
photoreceiver.
Figure 2. Schematic cross section profile of the fabricated photoreceiver.
Figure 3. (a) Measured current-voltage characteristics of the HBT; (b) Measured fre-
quency response of the photodiode with the dark- and photocurrent variation
shown in the inset. The solid line shows the fits to the measured response; (c)
Measured frequency response of the photoreceiver. The solid line shows the fits
to the measured response.
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Abstract
Double mesa structure Si/SiGe heterojunction bipolar transistor(I-IBT) and novel micromachined
lumped passive components have been developed and successfully applied to the fabrication of X-
band and Ku-band monolithic amplifiers. The fabricated 5x5 l.tm2 emitter size Si/SiGe HBT
exhibited a DC current gain 13of 109, and fT and fmax of 28 GHz and 52 GHz, respectively. Micro-
machined spiral inductors demonstrated resonance frequency of 20 GHz up to 4 nil, which is
higher than that of conventional spiral inductors by a factor of 2. Single-, dual-, and three-stage X-
band amplifiers have been designed, based on the extracted active and passive device model
parameters. A single-stage amplifier exhibited a peak gain of 4.0 dB at 10.0 GHz, while dual- and
three-stage versions showed peak gains of 5.7 dB at 10.0 GHz and 12.6 dB at 11.1 GHz, respec-
tively. A Ku-band single-stage amplifier has also been designed and fabricated, showing a peak
gain of 1.4 dB at 16.6 GHz. Matching circuits for all these amplifiers were implemented by
lumped components, leading to a much smaller chip size compared to those employing distributed
components as matching elements.
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I. Introduction
As themajor application field of microwavecircuits shifts from military to commercial
markets,monolithic microwaveintegratedcircuits (MMICs) basedonSi technologyhave
receivedgreatattentiondueto their lower costcomparedto ITI-V components. Also attractive as
the main advantages of Si MMICs are the matured Si technology, compatibility with Si CMOS
technology, mechanical stability of Si substrate, and superior thermal conductivity of Si. In partic-
ular, CMOS compatibility opens a great opportunity for the integration of radio frequency (RF)
modules into low frequency circuitry. In view of these facts, a great expansion of the Si MMIC
market is anticipated in the near future.
The first attempt to fabricate Si based microwave circuits can be traced back to the
1960's[ 1]. Since then, however, the development of Si monolithic microwave circuits has been
impeded by several obstacles, the most significant of which are the absence of semi-insulating
substrate and the inferior operation frequency of Si based devices. Recently, these two shortcom-
ings have been removed by the availability of high-resistivity Si substrate and the emergence of
high quality SiGe epitaxial layers. It has been reported that the dominant factor in transmission
line loss is conductor loss, rather than dielectric loss, if the resistivity of the substrate is close to or
higher than 10 k.f2cm[2]. Fortunately, the matured impurity control techniques at the present time
have led to the production of Si substrate with p > 10 k.Ocm, so that the lossy substrate may not be
a limitation for Si MMICs. On the other hand, the recent advances in the growth of epitaxial SiGe
layers have led to high quality Si/SiGe heterojunctions and, consequently, to high performance Si
based devices employing these heterojunctions. This development of Si/SiGe device technology,
especially that of Si/SiGe HBTs, has pushed the operating frequency of these devices to higher
than 100GHz, approachingthat of GaAsbaseddevicesandeliminatingthe remaining limitation
for Si MMICs[3-5].
Owing to thebreakthroughin theSi baseddevicetechnology,therehavebeenanumberof
reportsonsuccessfulimplementationof Si/SiGeHBT basedMMICs operating at X-band or at
even higher bands. Voltage controlled oscillators(VCOs) with oscillation frequency of 26 GHz
and 40 GHz[6] and X-band mixers[7] have been realized based on Si/SiGe HBTs. A narrow band
amplifier at Ka-band[8] and a wideband amplifier up to Ku-band[9] have also been implemented
with Si/SiGe HBTs. However, all these circuits are designed with distributed matching compo-
nents, resulting in rather large circuit areas. For large scale integration of circuits, which is essen-
tial in future commercial applications, reduction of chip size is critical. This can be achieved by
employing lumped components as matching elements, owing to their smaller dimensions com-
pared with distributed ones up to 30 GHz. Lumped components, however, generally suffer from
low resonance frequency and this limits the frequency range of lumped matching circuits. This
strongly motivates the development of lumped components with higher resonance frequency,
compatible with Si based microwave transistors. In this study, novel micromachined lumped pas-
sive components on Si substrate have been developed, leading to a drastic improvement in the res-
onance frequency of inductors. Based on this, a Si/SiGe MMIC technology, combining double
mesa structure Si/SiGe I-IBT technology and the micromachining technique has been developed.
With this technology, X- and Ku-band Si/SiGe monolithic circuits employing micromachined
lumped component matching networks have been successfully implemented for the first time.
In this paper, the details of the Si/SiGe I-IBT MMIC technology are described in section II,
followed by section III describing the performances of active and passive devices. The design and
performance of single-, dual- and three-stage X-band amplifiers and a single-stage Ku-band
amplifier is describedanddiscussedin sectionIV. Conclusionsaremadein sectionV.
II. Technology
Growth of high-quality epitaxial layers and reproducible and reliable processing are the
key factors in the successful development of high performance devices and circuits. We have
grown npn double heterojunction Si/SiGe HBT structures and developed a stable SiGe MMIC
process. Two methods are widely used for the growth of Si/SiGe heterostructures: MBE growth
and UHVICVD growth. MBE growth benefits from the larger dynamic range in doping concentra-
tion(1014-1021 cm "3) and lower growth temperature, while UHVICVD growth offers higher
throughput, which is favored for mass production[10]. In this study, the HBT heterostructures
were grown by MBE, except for the thick subcollector layer(Fig. 1). The detailed growth
sequence is as follows: arsenic-doped subcoUector layer(1.5 grn) is grown by CVD on a high-
resistivity (100) Si wafer, whose resistivity is higher than 10kGcm according to a spread resis-
tance analysis(SRA). Then, the wafer is loaded into the MBE chamber for the growth of anti-
mony-doped Si collector layer and boron-doped SiGe base layer. Two design issues for base layer
are briefly discussed here: spacer layers and Ge composition profiles. The outdiffusion of boron,
which may occur during the epitaxy, processing, and circuit operation, is known to move the p-n
junction toward the emitter, away from the Si/SiGe heterojunction. This would give rise to para-
sitic energy barriers in the conduction band, resulting in the increase of the base transit time x B
and the reduction of the cutoff frequency fT[l 1]. To suppress the boron outdiffusion, intrinsic
spacers are frequently introduced as a buffering layer. In this study, a 50 A spacer layer is inserted
on both sides of the base layer and no significant outdiffusion effects have been observed. A uni-
form Ge compositionprofile of 40% is employedfor theSiGealloy in thebaselayer.Comp_cd
with agradedcompositionprofile(smallestmolefraction at E-Bjunction), uniform profile shows
largerbasetransit time _Bdueto theabsenceof thequasi-electricfield. But, the largerbandgap
offset at theE-B junction in thecaseof auniform profile provideslargercurrentgain [3and
smalleremitterdelaytime _E[12].In addition,the largerGecompositionat E-B junction reduces
thepossibility of overetchingthebaselayer during the selectivewet etchingof emitter layer in
mesatypet-IBT processing,sincetheselectivityis higher for largerGecompositionin SiGealloy.
This leadsto a smallerbaseaccessresistance.TheGe compositionprofile is determinedby a
trade-offbetweentheseparametersandtheuniform profile wasfavoredin this study.Basedoping
concentrationis anotherissuein basedesign.SRA result showsthatthebasedopingconcentra-
tion of thestructureis 2×1019cm"3,which is believedto beunderestimatedbecausethemeasure-
mentstepis aboutthesameorder asthebaselayerthickness.Theactualconcentrationis believed
to becloseto Ixl02° cm3, including unactivateddopants,whicharenotconsideredin SRA.After
thegrowth of thebaselayer and spacerlayers,antimony-dopedSi emitter layer andemittercap
layer aredepositedsubsequently.All theMBE epitaxiallayersweregrownat a rateof 2 A/min at
abackgroundpressureof 6×10.9Tort. The growthtemperaturewas550 "C for thebaselayer and
415 "C for the collector and emitter layers.
SiGeMMICs with double mesastructureI--IBTshavebeenfabricatedwith standardlift-off
andetchingtechniques,using the epitaxial wafersdescribedabove.The processstartswith emit-
ter metal contact formation(Cr/Au=500/2000./k)on thehighly-dopedemittercontactlayer by
evaporationandlift-off. The metal contact is usedasanetchmaskfor thefollowing baselayer
exposurestep.The baseexposureis the mostcritical stepin thefabricationof mesa-typeHBTs
sincethis processdirectly affects thefmaxof thedevicesthroughtheparasiticbaseresistanceRB.
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Hence,this step is discussedherein moredetail.Overetchingof thebaselayer and theexcessive
lateralundercutof emittersidewallshouldbeavoidedto keepthevalueof RB small,while moder-
ateundercutandvertical emittersidewallprofile arerequiredfor thefollowing self-alignedbase
metal deposition.To meettheserequirements,wehaveemployedanangledemitter contact for-
mationandtwo stepetching.Two step etching is performed by the combination of dry and wet
etching. First, SF 6 and O2-based anisotropic reactive ion etch (RIE) removes the biggest portion
of the emitter layer without undercut. Second, KOH-based selective solution(KOH: K2Cr2OT:H20
=50g:2g:200ml) etches away the remaining emitter layer and stops close to the E-B heterojunc-
tion. The etching selectivity of the KOH solution was found to be higher than 10 at 30 °C for Ge
composition of 40%. With this two step etching, emitter sidewall undercut can be much reduced
since the sidewall is laterally etched only during the short wet etching cycle. The purpose of the
angled emitter contact pattern is as follows. The etch rate of the Si in KOH-based solution is crys-
tal-orientation dependent, exhibiting much smaller etch rate for (111) orientation compared with
those for (100) and (110) orientations[13][14]. This orientation dependence gives rise to trapezoi-
dal sidewall etch profile when etch mask patterns on (100) wafers are aligned along (110) orienta-
tion, which is parallel to the major fiat of the wafer. On the other hand, vertical sidewall profile
can be obtained when the etch mask patterns are aligned along (100) orientation, which is 45" off
the major flat of (100) wafer. This is depicted in Fig. 2 with SEM pictures, which show resultant
trapezoidal and vertical sidewall profiles for etch mask patterns aligned along (110) orienta-
tion(A-B), and (100) orientation(C-D), respectively. Therefore, the self-aligned deposition of base
metal, using emitter metal patterns as etch mask for KOH-etching, will be successful only if emit-
ter patterns are aligned 45" off the major flat. Otherwise, the base metal will eventually touch the
protruding emitter sidewall, electrically shorting the emitter and base. Rapid thermal anneal-
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ing(RTA) is donefor 20 secat400 "C for tile optimized ohmic contact of emitter metal. After the
self-aligned base metal deposition(Pt/Au=200/1300 _) by evaporation, the base mesa is formed
by RIE, exposing the highly doped subcollector layer for collector contact. Collector metal(Ti/
Au=500/2000/_,) contact is defined by evaporation and lift-off, followed by another RTA (3sec,
375 C) for the base and collector ohmic contact. Device isolation RIE finishes the processing
steps for active devices, leaving the high-resistivity Si substrate exposed. Passive devices are built
on the exposed substrate. Three successive evaporations provide basic building blocks for MIM
capacitors; bottom metal layerCFi/AllTi/AulTilNi=5OOI9OOOI5OOI3OOOI5OOll5OOA), dielectric
layer(SiO=2000A), and top metal layerfTi/Ni=500/1000). The bottom metal layer also serves as a
feeding line for spiral inductors. Intermetal dielectric layer(SiO2=l l.tm), which also passivates
HBTs, is deposited by plasma-enhanced CV'D(PECVD). On top of the deposited Sit 2 layer, thin
film resistor is formed by the evaporation of 500/_ NiCr layer. Via holes for contacts are opened
by selective dry etching of the Sit 2 layer. This is followed by a thick metal(Ti/Al/Ti/Au/At/
Ni=500/15000150014000150011500 ]k) evaporation, which provides device interconneetion, prob-
ing pads, inductor spirals, and top contact of MIM capacitors. Finally, a two step deep RIE
removes the exposed Sit 2 layer and Si substrate while active devices and resistors are covered
with photoresist for protection. This is the micromachining step which improves the resonance
frequency of inductors, as will be discussed in more detail in the next section. No airbridge is
employed in this process.
III. Device performance
A. Active devices - Si/SiGe HBTs
Double mesa structure SUSiGe HBTs with various dimensions have been fabricated and
their DC and RF properties were measured. The following discussion will focus on the character-
istics of devices with emitter area AE=5×5 I.tm 2, since these devices have been employed to the
design of actual circuits. The devices have base-collector junction area of ABC=12×I 3 l.tm 2,
which is also an important parameter for maximum oscillation frequency fmax. The common emit-
ter current-voltage characteristics are shown in Fig. 3(a). As can be seen from the plot, the device
suffers from the Kirk effect, which arises from the concentration inversion of injected carriers and
space charge in the collector depletion region. This can be ascribed to the relatively low collector
doping concentration(5×1015em "3) of the device. This effect appears to be more severe for low
VCE, since the velocity of the injected carriers is smaller at lower voltage leading to the higher
effective carrier concentration. However, the device and circuit operation would not be affected by
the Kirk effect, provided the operating bias point is chosen outside the value for which the Kirk-
effect is operative, and the signal amplitude is not significantly large. The offset voltage of the
device is very close to zero, implying the symmetry of E-B and B-C heterojunctions as a conse-
quence of uniform Ge composition across the base layer. Figure 3(b) shows the Gummel plot of
the identical device. The collector and base ideality factors are extracted to be ne= 1.04 and
nb= 1.79, respectively. The DC current gain _ is measured at the fixed collector-emitter voltage
VCE=4 V, as shown in the inset. Values higher than 100 are obtained for most of the operating cur-
rent range with the maximum value of 109 occurring at Ic=10.4 mA. S-parameters have been
!measured for a frequency range of 0.5-25.5 GHz with H8510B network analyzer in order to inves-
tigate the RF characteristics of the device. Figure 3(c) shows the current gain tt21 and the unilat-
eral power gain U as a function of the frequency at a bias point of Ic=7.0 mA and VCE=4.0 V. The
corresponding fT and fmax, obtained from the extrapolation of IH211 and U on the assumption of-6
dB/octave roll-off, are 28 GHz and 52 GHz, respectively. Higher fmax values could be obtained if
the lateral dimension of the device is optimized for smaller base spreading resistance. Measured
S-parameters have been utilized for the small signal modeling of the device with a HBT T-model.
The equivalent circuit is given in Fig. 4, along with the corresponding parameters extracted from
the method proposed in [15].
B. Micromachined passive components
Planar lumped inductors are widely used in MMIC as matching elements, bias chokes and
filter components. Compared with distributed transmission line components, lumped components
are smaller, especially at frequencies below 30 GHz. As a result, lumped component circuits can
be more compact than distributed ones in MMIC applications. However, planar lumped compo-
nents suffer from parasitic effects. In particular, planar lumped spiral inductors exhibit very low
resonance frequencies due to the parasitic capacitance, thus limiting operating frequencies. Work
has been done by fabricating the inductors on a dielectric membrane to increase the resonance fre-
quency[ 16] [17]. This technique is difficult to adopt for integration with active devices, since it
requires the development of a dielectric membrane between the bulk high-resistivity Si and the
doped layers. Recently, an air-gap stacked spiral inductors, using air-bridge technology has been
introduced[18]. By stacking metal lines, inductor area can be reduced by 25% to 45% and the res-
onance frequencies can be increased by 10% to 15% compared with conventional spiral inductors.
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However,thc increaseof reson,'mce frequencies is not enough for MMIC applic_tions in Ku-band
or higher.
To obtain a inductor with higher resonance frequency, a new micromachined spiral induc-
tor has been developed, as shown in Fig. 5(a). In this inductor structure, bottom metal layer and
interconnection metal layer, separated by a intermetal PECVD SiO 2 layer, form the feed line and
spirals of inductors, respectively. By covering the metal structure with Ni which is used as a self-
aligned mask and removing the exposed PECVD SiO 2 layer and Si substrate material in between
the turns by RIE, the effective dielectric constant of this structure can be reduced. This results in a
smaller series and shunt parasitic capacitance from turn to turn (Cc) and from the signal line to
ground (Cp) as shown in the equivalent model of the inductor (Fig. 5(b)). Due to the significant
reduction of the parasitics, the resonance frequency can be increased drastically. By measuring
the dual-port S-parameters of the inductors up to 40 GHz using HP8510C, the resonance frequen-
cies are extracted. Figure 5(c) shows the resonance frequencies of the micromachined inductors
and conventional ones. Compared with conventional spiral inductors, a 50% improvement in reso-
nance frequencies can be obtained by a 10 l.tm-deep RIE, and the improvement can be as high as
100% if a 20 I.tm-deep RIE is used.
MIM capacitors have been fabricated and characterized. As mentioned earlier, evaporated
SiO film(d=2000/!k) is used as a dielectric material and sandwiched by bottom and top metal lay-
ers. Top metal layer protects the dielectric film during via hole opening process and the top feed-
ing contact is provided by much thicker interconnection metal to reduce the parasitic resistance
and inductance. SiO is preferred to SiO 2 as a dielectric film, since SiO provides higher dielectric
constant, leading to smaller capacitor area. The dielectric constant Er of the evaporated SiO,
extracted from the capacitance and the area of fabricated capacitors, is 4.7, which provides a
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capacitanceof 0.21 f'F/_.m2.The measuredcapacitorsexhibit resonancefrequencieshigher than
20GHz up to 1pE Sincethe capacitancevaluesof thematchingcapacitorsin X- and K-band
applicationrarely exceed1pF,thesecapacitorscansafelybeappliedto circuits at thesebands.
Thin film resistorsarealsoindispensablecomponentsin most microwavecircuits, fre-
quently appliedto bias circuits and feedback loops. 500/_ NiCr film was evaporated to realize
thin film resistors. The sheet resistance of the film is found to be in the range of 45-50D._.
Interconnection line sections were also fabricated and characterized, since they are fre-
quently employed to connect adjacent components on circuits. They can be considered as electri-
cal shorts in low frequency operations, but they behave mainly as inductors in the microwave
frequency range, and their effect have to be considered for rigorous microwave circuit designs.
The inductance of line sections shows fairly linear relation with the length of the line, which
implies that the total inductance is dominated by self-inductance rather than mutual inductance.
The inductance per unit length of 2.2 I.tm thick, 10 l.un wide line sections is found to be around 1.1
pH/gm° Interconnection line sections may be inserted to circuits on purpose for a fine tuning of
inductance matching of circuits.
The test structures for all these passive components were fabricated with various dimen-
sions, which cover the entire range of practical interest. S-parameters were measured for the fabri-
cated test patterns and used for modeling with appropriate equivalent circuits which include
possible parasitics as shown in Fig. 5(a) and Fig. 6. This completes a passive components library
to be used for circuit design.
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IV. Amplifier Designand Performance
After fabricationandcharacterizationof activedevicesandpassivecomponents,themea-
suredS-parametersandequivalentcircuit parametersareutilized for circuit design.In thisstudy,
X-bandsingle-stage,dual-stage,andthree-stageSi/SiGeHBT amplifiershavebeendesigned,fab-
ricated,andcharacterized.A preliminary result of a Ku-bandsingle-stageamplifier is alsodis-
cussed.
A. Single-stage amplifier
Figure 7(a) shows the circuit diagram of the X-band single-stage amplifier. Basically, it
consists of one Si/SiGe I-'IBT common emitter amplifying stage, along with input and output
matching networks and bias circuit. L 1 and C 1 provide a conjugate power matching to the input of
amplifying stage, while L 2 and C 2 are employed for output power matching. I.,2 also functions as
a RF choke. This, together with the bypass capacitor C 3, isolates Vcc from the amplifier. Base
current is supplied from the input of the circuit, together with input RF sign_.
The photomicrograph of the fabricated circuit is shown in Fig. 7Co). The chip size is
0.75x0.65 mm 2. Considering that circuits with distributed matching components usually stretch
up to around half the wavelength at the operating frequency, this chip size may be less than 20%
of the corresponding distributed matching circuit. The S-parameters of the fabricated circuit was
measured with HP8510C network analyzer with DC bias supplies from HP4145B semiconductor
parameter analyzer. The measured.transducer gain S2I is shown in Fig. 7(c), along with input and
output return losses Stl and $22 at the bias of VcE=4.7 V and Ic=9.9 mA. The bias was optimized
for maximum gain. A peak gain of 4.0 dB occurs at I0.0 GHz. The output return loss $22 has min-
i3
imum valuelessthan-20 dB, which is reasonablylow.However,theminimum valueof input
returnlossSi I is only around-7 dB. This maybeexplainedby theprocessvariationswhich would
changeparasiticvaluesof devices,thus leadingto shifts in S-parameters.Input andoutputvoltage
standingwaveratios(VSWR),calculatedfrom theinput andoutputreturn losses,exhibit mini-
mum valuesof 2.73and 1.2I, respectively.
A Ku-bandsingle-stageamplifier is alsodesignedandfabricated.The circuit configura-
tion is basicallysameasX-band version.Only thepassivecomponentvaluesarechangedto meet
thenewmatchingcondition at Ku-band. The complete circuit occupies an area of 0.62x0.64 mm 2,
which is slightly smaller than X-band circuit, due to smaller passive element dimensions required
for higher frequency. The horizontal dimension of the circuit is still less than single-eighth of the
wavelength, suggesting that the advantage of lumped matching is still obvious for Ku-band in
terms of circuit area. The gain and return losses are shown in Fig 8(a). The gain S2t exhibits a
peak value of 1.4 dB at a frequency of 16.6 GHz and the gain keeps positive values over 20 GHz,
reaching K band. The input return loss $22 is close to -25 dB and the output return loss S t t
exceeds -11 dB. The input and output VSWR of the amplifier have the minimum values of 1.69
and 1.14, respectively, as shown in Fig. 8('0).
B. Dual-stage amplifier
A dual-stage amplifier is designed with a similar approach as the single-stage amplifier
and its schematic is shown in Fig. 9(a). It consists of two common emitter stages and three match-
ing networks. Input matching keeps the same configuration as single-stage amplifier consisting of
L I and C 1. I.,2 and C 2, L 3 and C 3 constitute interstage and output matching network, respectively.
C 2 also functions as a blocking capacitor separating the first and second amplifying stages DC-
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,.vise,andL2behavesasRF chokeasin thecaseof thesingle-stageamplifier.VCCsuppliescollec-
tor voltagefor the first stageand,simultaneously,basecurrentfor thesecondstagevia a resistor
voltagedivider. R ! and R 2 values were carefully selected to give a accurate base-emitter voltage
for optimum bias since the base current is very sensitive to the voltage across base and emitter.
The resistor values are liable to change from process to process since the film is too thin(500/k) to
be accurately controlled by evaporation. However, the ratio of R 1 and R 2 is unchanged, even if the
absolute resistance values fluctuate, leading to a stable base current supply at the input of the sec-
ond stage. The base current for the first stage and the collector voltage for the second stage are
supplied through the input and output port of the amplifier, respectively. The photomicrograph of
the fabricated circuit is shown in Fig. 9('o). The chip size is 0.98x0.80 mm 2, which is 60% larger
than that for the single-stage amplifier. In this context, it is apparent that the area per stage reduces
as the number of stage increases. The gain is 5.7 dB at 10.0 GHz and the input and output return
loss remains between -5 dB and -10 dB (Fig. 9(c)). The higher complexity of the circuit, com-
pared with single-stage amplifier, is believed to result in poor return loss and lower gain per stage.
C. Three-stage amplifier
A three-stage amplifier is designed in a manner similar to the single- and dual-stage ampli-
tiers. Three common emitter amplifying stages and 4 matching networks are the basic building
blocks for the amplifier(Fig. 10(a)). Similar to the dual-stage amplifier ease, Vcc 1 supplies collec-
tor voltage to the first stage and base current for the second stage, while Vcc 2 supplies collector
voltage and base current for the second and third stage, respectively. I.,2 and I..,3 are employed for
both matching elements and RF chokes, while C 2 and C 3 serve as matching components as well
as blocking capacitors. Base current for the first stage and collector voltage for the third stage are
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9supplied from the input and output port, respectivcly. The chip size is 1.15x0.84 mm- as shown in
Fig. 10(b). The area per stage is 0.32 mm 2, 60% of the single-stage amplifier. The measurement
result is shown in Fig. 10(c). The peak gain is 12.6 dB, occurring at 11.1 GHz. The input and out-
put return losses are found to be between -10 dB and -15 dB. Ripples can be seen in the plots.
These may be attributed to either extrinsic or intrinsic factors. Extrinsic factors usually involve the
measurement environment connected to the device under test (DUT). Occasionally, the bias sup-
ply affects the operation of the circuits under test if the isolation of the bias probes is poor. RF
choke and bypass capacitors have been employed to isolate the amplifiers under study from the
bias probes. This technique may provide insufficient isolation, leading to fluctuations arising from
the loading effect. Intrinsic factors are closely related to the stability of the amplifier, which was
taken into account in the design to avoid the unstable region in the determination of matching
points for each stage. However, process variations may have changed the S-parameters of active
devices, resulting in the shift of stability circles on the F plane. Extracted stability factor K and IAI
(A=S 11S22-$21S12) of the amplifier indicate the unconditional stability of the circuit in the whole
band, but this does not 100% guarantee the stability of individual stages. Further investigation is
necessary to locate the exact source of the fluctuations.
V. Conclusion
X- and Ku-band amplifiers, based on Si/SiGe I.-IBTs and a novel micromachined passive
component technology have been designed, fabricated, and characterized. The fabricated double
mesa structure Si/SiGe HBT(AF_=5x5 l.tm 2) exhibited a DC current gain of 109, and fT and fmax of
28 and 52 GHz, respectively. Micromachined spiral inductors demonstrated improved resonance
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frequencyby a factor of more than 2, compared with devices made with conventional processing.
This btoadens the applicable frequency range of lumped component circuits, leading to reduced
chip size at high frequencies. Characteristics of capacitors, resistors, and line sections have also
been investigated. Modeling of fabricated active and passive components was carried out with
appropriate equivalent circuits and applied to the design of X-band and Ku-band amplifiers. X-
band single-stage amplifiers exhibit a peak gain of 4.0 dB at 10.0 GHz, while dual- and three-
stage amplifiers exhibit peak gains of 5.7 dB at 10.0 GHz and 12.6 dB at 11.1 GHz, respectively.
Ku-band amplifier showed a peak gain of 1.4 dB at 16.6 GHz. Minimum circuit area per stage was
obtained from three-stage amplifier as 0.32 mm 2 in X-band.
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Figure Captions
Figure 1.Si./SiGeHBT materialstructure.
Figure 2. Orientationdependenceof KOH etchingprofile. A-B: alignedfor (110) orientation.C-
D: alignedfor (100)orientation.
Figure 3. (a) Measuredcurrent-voltagecharacteristicsof theSi/SiGeI-[BT with emitter sizeof
5x5 l.tm2;Co)MeasuredGummelplot of the HBT(AE=5X5l.tm2)with DC currentgain
13in the inset. Current gain is measured with VcE--4 V; (c) IH211 and U of the
I-IBT(AE=5x5 l.trn 2) measured at Ic=7.0 mA and VCE=4.0 V. fT=28 GI-'Iz and fmax=52
GHz.
Figure 4. HBT T-model small signal equivalent circuit and parameters extracted.
Figure 5. (a) Photomicrograph of the micromachined spiral inductor with etch depth of 20 lxm;
Co) Equivalent circuit of spiral inductor. Cpl and CI:,2 represent parasitic capacitance
between inductor and ground. C c is parasitic coupling capacitance. R s is parasitic
series resistance. L is main inductance; (c)Resonance frequencies of inductors with
various etch depth, detch.
Figure 6. (a) Equivalent circuit of MIM capacitor. CI:,1 and C_ represent parasitic capacitance
between capacitor and ground. R s and L s axe parasitic series resistance and inductance,
respectively. R C is parasitic parallel resistance. C is main capacitance; Co)Equivalent
circuit of resistor and line section. Cpl and Cp2 represent parasitic capacitance between
resistor(line section) and ground. L s is parasitic series inductance and R is main resis-
tance for resistor equivalent circuit. R is parasitic series resistance and L s is main
20
inductance for line section equivalent circuit.
Figure 7. X-band single-stage amplifier: (a) Circuit diagram; (b)Photomicrograph of fabricated
circuit. Chip size=0.75×0.65 mm2; (c) Measured transducer gain S21, input return loss
S 11, and output return loss $22.
Figure 8. Ku-band single-stage amplifier: (a) Measured transducer gain $21, input return loss St l,
and output return loss $22; (b) Measured VSWRin and VSWRou P
Figure 9. X-band dual-stage amplifier: (a) Circuit diagram; (b)Photomicrograph of fabricated cir-
cuit. Chip size=0.98×0.80 mm2; (c) Measured transducer gain S2t , input return loss
S11 , and output return loss 822.
Figure 10. X-band three-stage amplifier: (a) Circuit diagram; (b)Photomicrograph of fabricated
circuit. Chip size=l.15×0.84 ram2; (c) Measured transducer gain 821, input return loss
Sll, and output return loss 822.
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